ADC 6 Spezifikationen PDF herunterladen (Seite 11)

AGND

100

AGND

100

BIAS

50k

AGND

50k

Control from V

CMO

100

ADC12D1800RF

www.ti.com

SNAS518I –JULY 2011–REVISED JANUARY 2014

2.4 Ball Descriptions and Equivalent Circuits

Table 2-1. Analog Front-End and Clock Balls

Ball No. Name Equivalent Circuit Description

Differential signal I- and Q-inputs. In the Non-Dual

Edge Sampling (Non-DES) Mode, each I- and Q-

input is sampled and converted by its respective

channel with each positive transition of the CLK

input. In Non-ECM (Non-Extended Control Mode)

and DES Mode, both channels sample the I-input.

In Extended Control Mode (ECM), the Q-input

may optionally be selected for conversion in DES

Mode by the DEQ Bit (Addr: 0h, Bit 6).

Each I- and Q-channel input has an internal

H1/J1 VinI+/-

common mode bias that is disabled when DC-

N1/M1 VinQ+/-

coupled Mode is selected. Both inputs must be

either AC- or DC-coupled. The coupling mode is

selected by the V

CMO

Pin.

In Non-ECM, the full-scale range of these inputs is

determined by the FSR Pin; both I- and Q-

channels have the same full-scale input range. In

ECM, the full-scale input range of the I- and Q-

channel inputs may be independently set via the

Control Register (Addr: 3h and Addr: Bh).

The input offset may also be adjusted in ECM.

Differential Converter Sampling Clock. In the Non-

DES Mode, the analog inputs are sampled on the

positive transitions of this clock signal. In the DES

U2/V1 CLK+/-

Mode, the selected input is sampled on both

transitions of this clock. This clock must be AC-

coupled.

Differential DCLK Reset. A positive pulse on this

input is used to reset the DCLKI and DCLKQ

outputs of two or more ADC12D1800RFs in order

to synchronize them with other ADC12D1800RFs

in the system. DCLKI and DCLKQ are always in

V2/W1 DCLK_RST+/- phase with each other, unless one channel is

powered down, and do not require a pulse from

DCLK_RST to become synchronized. The pulse

applied here must meet timing relationships with

respect to the CLK input. Although supported, this

feature has been superseded by AutoSync.

Submit Documentation Feedback

Product Folder Links: ADC12D1800RF

1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 79 80

Kommentare zu diesen Handbüchern

Keine Kommentare

ADC 6 Spezifikationen Seite 11

Kommentare zu diesen Handbüchern

Verwandte Produkte und Handbücher für Vernetzung ADC 6