ADC 2 Spezifikationen Seite 16

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 34
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 15
LTC4261/LTC4261-2
16
42612fd
For more information www.linear.com/LTC4261
6. The voltage at INTV
CC
is lower than 4.25V (INTV
CC
undervoltage lockout).
7. V
SENSE
> 50mV and the condition lasts longer than
530µs (overcurrent fault).
8. The PGI pin is high when the PGI check timer expires
(power bad fault).
For conditions 1, 2, 5, 6, after the condition is cleared,
the LTC4261/LTC4261-2 will automatically enter the FET
turn-on sequence as previously described.
For any of the fault conditions 3, 4, 7, 8, the FET off
mode is programmable by the corresponding auto-retry
bit in the CONTROL register. If the auto-retry bit is set
to 0, the FET is latched off upon the fault condition. If
the auto-retry bit is set to 1, after the fault condition is
cleared, a delay timer is started. After the timer expires,
the FET enters the auto-retry mode and GATE is pulled
up. The auto-retry delay following the undervoltage fault
or the power bad fault has a duration of t
D
. The auto-
retry delay following the overcurrent fault has a duration
of 4t
D
for extra cooling time. The auto-retry following the
overvoltage fault does not have a delay. The auto-retry
control bits and their defaults at power up are listed in
Table 6. Note that the LTC4261 defaults to latch-off while
the LTC4261-2 defaults to auto-retry following the over
-
current fault.
Figure 4. LTC4261 Turn-On Sequence
APPLICATIONS INFORMATION
RTN_V
EE
TMR
UVH
1x
START-UP DELAY
SS
GATE
V
OUT
SENSE
PG
PGIO
PGI
INTERNAL
PWRGD
2x
V
Z
– 1.2V
1.77V
PWRGD1
DELAY
2x
PWRGD2
DELAY
4x
PGI CHECK
DELAY
50mV
INRUSH
LOAD 1
LATCHED
PWRGD1
READY
LOAD 1 + LOAD 2
PWRGD2
READY
NORMAL PGI
POWER BAD
42612 F04
Seitenansicht 15
1 2 ... 11 12 13 14 15 16 17 18 19 20 21 ... 33 34

Kommentare zu diesen Handbüchern

Keine Kommentare